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Abstract
Understanding charging mechanisms and charge retention dynamics of nanocrystal memory de-
vices is important in optimization of device design. Capacitance spectroscopy on PECVD grown
germanium nanocrystals embedded in a silicon oxide matrix was performed. Dynamic measure-
ments of discharge dynamics are carried out. Charge decay is modelled by assuming storage of
carriers in the ground states of nanocrystals and that the decay is dominated by direct tunnelling.
Discharge rates are calculated using the theoretical model for different nanocrystal sizes and densi-
ties and are compared with experimental data. Experimental results agree well with the proposed
model and suggest that charge is indeed stored in the quantized energy levels of the nanocrystals.
Keywords: Nanocrystals; Germanium; PECVD; Germanosilicate; capacitance spectroscopy; Memory; Re-
tention
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I. INTRODUCTION
The observation of formation of nanocrystals (NCs) by annealing of silicon dioxide films
having excess Si or Ge has attracted attention due to optical and electronic properties of such
nanostructures [1, 2, 3, 4]. In particular, Ge NCs embedded in amorphous silicon oxide (a-
SiO) films have been subject of study, because of low temperature of formation, compatibility
with standard integrated circuit fabrication processes and for their potential applications in
optoelectronic and memory devices. The NCs are candidates as storage media for electron
storage cells in flash memory devices [5, 6]. Since many parameters of NCs such as density,
size and composition can be adjusted by proper choice of fabrication parameters, they offer
flexibility in design of NC flash memory cells. However, a better understanding of charge
storage mechanism is important in optimization of device performance. Recent studies have
proposed a model describing the storage of carriers in NC-MOS devices assuming storage in
deep-traps [7, 8, 9] associated with NCs and trap energy level engineering was investigated
to improve device performance.
In this paper, we investigate an alternative mechanism for carrier storage by assuming
carrier storage in NC energy levels instead of deep traps. Based on this assumption, we
present a theoretical model that includes the effect of NC dimensions and density to cal-
culate the discharge dynamics. Germanium NC-MOS capacitors have been fabricated and
characterized using capacitance measurements. Results are compared with theory, showing
agreement on size and density related discharge properties.
II. THEORETICAL MODELLING
A typical NC memory element cross section is shown in Fig. 1. Based on the assump-
tion that only NCs are responsible for charge storage, the flat-band voltage shift ∆VFB is
approximately given by [10]
∆VFB =
qnc
ǫox
(tcox +
ǫoxtnc
2ǫge
) (1)
where qnc is the total stored charge in the NCs, tcox is the control oxide thickness, tnc is
the average diameter of the NCs, ǫ’s are the dielectric constants of respective materials.
An important parameter of the NC-MOS device is the maximum flat-band voltage shift
∆Vmax = qNNC(tcox + ǫoxtnc/2ǫge)/ǫox. This is the flat-band voltage shift when all available
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NCs of density Nnc carry an electron i.e. qnc = qNnc. It is seen that ∆Vmax depends on
device geometry through Eq. 1 and also on NC density. Due to large Coulomb charging
energy, average number of electrons per NC can be assumed to be smaller than one.
FIG. 1: a) Schematic cross-section of a nanocrystal MOS capacitor and b) example TEM micro-
graph of a calibration sample showing germanium nanocrystal band with 7.4 nm average diameter
nanocrystals.
In order to evaluate retention properties of NC-MOS memory elements, discharging cur-
rents must be calculated. Since there are many device parameters that collectively determine
the charge-discharge currents, a simple closed form formula can not be obtained that covers
all cases. Therefore retention and erase currents are addressed separately.
During retention, the device is in depletion and Vgate = 0. If NC bound states are
responsible for storage of carriers, discharge occurs by tunnelling from the NC ground state
to the substrate, either by direct or trap assisted tunnelling. For the calculation of the
discharge current, the barrier height of tunnelling carriers must be calculated. The barrier
height is a function of the NC ground state energy given by VB(E) = VB0 −Enc, where VB0
is the bulk barrier height and Enc is the energy of electron stored in the NC. The energy
levels of uncapped germanium NCs have recently been measured directly as a function of
size, using scanning tunnelling spectroscopy. The conduction band minimum of Ge NCs as
a function of size is given by [11]
ECBM (d) = ECBM (∞) +
11.86
d2nc + 1.51dnc + 3.3936
(2)
where the energies are in eV, dnc is the NC diameter in nm. If we assume a Gaussian size
distribution for the NCs, the density of states, DNC(E), can then be calculated through Eq.
3
2 for electrons as plotted in Fig. 2.
FIG. 2: Schematic description of density of states (solid curve) for the ground states of NCs with
average diameter of 2.5 nm. Dotted curve shows electron ground state of NCs as a function of size
as described by Eq. 2. Inset shows the quasi-Fermi level as a function of number of electrons per
nanocrystal.
Assuming thermal equilibrium within the NC layer, the quasi-Fermi level can be calcu-
lated implicitly (inset of Fig. 2) for a given total stored charge. Escape of carriers near
or above the quasi-Fermi level dominates the discharge current. As a result of reduced
barrier height at the quasi-Fermi level for a large number of carriers per NC, discharge
current increases with the number of stored carriers (or the flat-band voltage shift). This
reduction in barrier height, along with the increase in the tunnel oxide field, results in the
super-exponential charge decay commonly observed in NC-MOS memory elements.
The current density describing the discharge of the NCs can be calculated assuming direct
tunnelling. For carriers stored in NCs with density n(E) all at an energy E, the discharge
current density Jd can be given as
Jd = qTt(E, Ftox)νNCn(E) (3)
where νNC ≃ ~π/2mged2nc is the semi-classical escape attempt rate for NCs of diameter dnc
[12]. Here Tt(E, Ftox) is the barrier transparency, for electrons with energy E and tunnel
oxide field Ftox. The actual discharge current must be obtained by integration of Eq. 3
multiplied by the density of states (DOS). The resulting current will be dominated by
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tunnelling of carriers near the quasi-Fermi level. The transmission probability Tt(E, Ftox)
can be calculated through the WKB approximation as [13, 14, 15]
Tt(E) ≈ 4 exp[−(1− (1−
Ftoxttox
VB(E)
)3/2)
BVB(E)
3/2
Ftox
]. (4)
where B = 4
√
2moxq/3~, mox being the electron tunnelling mass. The tunnel oxide field
Ftox is determined by the amount of stored carriers as well as by the band-bending . If
band-bending and gate-substrate work function difference is ignored, the tunnel oxide field
is approximately proportional to the flat-band shift (or the total stored charge). Tunnel
oxide field is then given roughly by Ftox ≈ ∆VFB/2tox. Exact value of Ftox depends on
device geometry and properties as well as band-bending.
During the erase cycle, Vgate is negative and the device is in inversion. The discharge
current is determined by Eqs. 3 and 4. However, the oxide field is determined by the applied
gate voltage and flat-band voltage shift and is given approximately by Ftox ≈ (−Vgate +
∆VFB/2)/tox. A more accurate description of Ftox as a function of gate bias can be obtained
in a numerical calculation by taking into account the band-bending of the substrate. Using
the discharge currents given in Eq. 3 and a standard band-bending model [16], the charge
and discharge currents can been calculated numerically.
III. EXPERIMENTAL
The oxide-germanosilicate-oxide trilayer films were grown in a PECVD reactor (model
PlasmaLab 8510C) on Si substrates using 180 sccm SiH4 (2% in N2), 225 sccm NO2 and
varying flow rates of GeH4 (2% in He) as precursor gases, at a sample temperature of 350
oC, a process pressure of 1000 mTorr under and an applied RF power of 10 W. The samples
were then annealed in N2 atmosphere in an alumina oven at temperatures ranging from
650 oC to 950 oC for 5 minutes. The samples were loaded and unloaded with ramp times
of 1 minute. For fabrication of the devices, first a thermal tunnel oxide of thickness 4 nm
was grown using dry oxidation on n-type silicon substrates with resistivity of 1-10 Ωcm,
followed by PECVD growth of germanosilicate layer of 10 nm thickness and composition of
Si0.6Ge0.4O2. On top, a tcox = 17 nm control oxide was deposited. After annealing, backside
ohmic metallization and gate metallization was done by metal evaporation.
Transmission electron microscopy (TEM) was used to characterize the formation of NCs
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TABLE I: Average nanocrystal size and width of size distribution for different annealing temper-
atures as observed by TEM.
Annealing Average diameter size width Nnc density
temperature (oC) (nm) 2σ (nm) (cm−2)
650 2.5 0.6 8× 1012
700 2.8 0.7 5.3× 1012
770 3.2 1.0 3.2× 1012
850 7.4 1.6 8× 1011
TABLE II: Calculated properties of NCs based on size distribution data.
Annealing Ep(eV ) 2σE (eV) ∆Vmax
temperature (oC) peak energy width (V)
650 0.88 0.55 16.9
700 0.78 0.52 11.2
770 0.64 0.53 6.3
850 0.17 0.17 1.7
as a function of annealing temperature. High density NC formation is observed for layers
with a composition of Si0.6Ge0.4O2 as determined by XPS analysis. The NC diameter in-
creases nonlinearly from 2.5 nm to 7.4 nm as the annealing temperature is increased from
650 oC to 850 oC as tabulated in Table I for four devices. The average energy, energy distri-
bution width and maximum flat-band voltage shift calculated using Eq.2 and Eq.1 are given
in Table II for the same devices in Table I.
Capacitance measurements were performed using a capacitance meter (HP 4278A) with
1 MHz AC excitation of 25 mV amplitude. The flat-band voltage shift can be tracked
quasi-real-time for small changes in the flat-band shift by using a digital feedback loop that
eliminates the need of tracing the whole C-V curve to estimate the value of the flat-band
voltage shift. During write/erase pulses, the loop can be momentarily turned off. This
method allows rapid monitoring of the changes in the flat-band voltage shift (within few
tens of msec) after a write or erase pulse or during retention.
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IV. RESULTS AND DISCUSSION
Dynamic C-V measurements have been performed on NC-MOS capacitors, by measuring
the C-V as a function of time near the flat-band voltage between applied pulses of varying
voltage and durations.
FIG. 3: Theoretical (solid lines) and experimental discharge current densities for three devices
with different average nanocrystal diameters and nanocrystal densities as a function of flat-band
voltage shift.
The discharge currents have been measured through time decay of flat-band voltage shift
for three devices as shown in Fig. 3. The measured ∆VFB is used to calculate the stored
charge using Eq. 1 and divided by the time duration between measurements to calculate
the current. The discharge current is seen to increase with increasing flat-band voltage shift
(or stored charge). Curves for different nanocrystal sizes show a cross-over behavior. This
feature is a strong evidence for size related discharge of the NC-MOS elements. Smaller NCs
decay faster due to higher quantization energy and reduced tunnel barrier at low charging
ratios of ∆VFB/∆Vmax. However, if the flat-band voltage shift is close to ∆Vmax or ne/NNC ≃
1, the quasi-Fermi level increases rapidly as shown in the inset of Fig. 2. As ∆Vmax is
proportional to NC density Nnc ∝ 1/d3nc, smaller NCs have higher density and ∆Vmax.
At a given ∆VFB, stored charge per NC is larger for lower density (large diameter) NCs.
Therefore, they may have a larger quasi-Fermi energy for large NCs than smaller NCs at a
given ∆VFB. Since carriers near the quasi-Fermi level dominate the discharge, the discharge
current increases rapidly when ∆VFB → ∆Vmax as is clearly seen in the data for the device
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with 7.4 nm diameter NCs, for which ∆Vmax = 1.7 V. This is in accordance with the
numerical solution shown in solid curves of Fig.3. The cross-over behavior shows that NC
size and density as well as total stored charge play an important role in determination of
the charge decay rate.
FIG. 4: Normalized discharge currents for 2.5 (triangles) and 2.8 nm (circles) diameter NC-MOS
devices. Smaller NCs can be erased faster due to reduced tunnel barrier. Dotted lines are numerical
simulations obtained by only changing the NC size after fitting the barrier height and width for
one of the curves.
Nanocrystal discharge currents have been measured as a function of erase pulse voltage.
After NC-MOS devices with NC diameters of 2.5 nm and 2.8 nm have been charged by
5 V write pulses to a flat-band voltage shift of 1.6 V, erase pulses of duration τe = 1 sec
have been applied and flat-band voltage shift has been recorded. The discharge currents
are shown in Fig. 4. The increased currents for smaller NCs quantitatively confirm the
prediction of numerical calculation. The data of Fig. 4 suggest that the discharge is indeed
dominated by direct tunnelling.
The decay of the charge stored in the NCs has also been recorded for the NC-MOS
capacitors with different NC diameters as a function of time. The decay of the flat-band
voltage shift is fitted using numerically calculated discharge currents as seen in Fig. 5. As
can be seen, the model predicts the decay of charge for both short and longer time scales.
It is seen in the time domain also that smaller NCs decay faster than larger NCs.
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FIG. 5: Smaller NCs with an average diameter of 3.2 nm (triangles) decay faster than those with
an average diameter of 7.4 nm (circles). Solid lines are numerically calculated curves based on the
presented model.
V. CONCLUSIONS
In conclusion, we have proposed a charge storage and retention model for nanocrystal
MOS memory devices and compared it with experimental results. The model envisions
storage of carriers in quantized energy levels of NCs. The escape of carriers is modelled by
direct tunnelling out of the NCs to the substrate. The model can be used to predict the effect
of various design parameters such as NC size and density on retention time. The model also
correctly predicts the super-exponential charge decay commonly observed in NC memory
devices. For NC-MOS capacitors containing Ge NCs fabricated by the PECVD technique,
NC size related quantum confinement is found to play a role in the retention of charges.
This is an alternative model to surface trap related carrier storage. The model agrees well
with the experimental results, and gives useful insight to NC-MOS memory device design.
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